

Table of Contents & Revision History



File: PM1C\_Rev\_1\_TOC.kicad\_sch

Signal Nomenclature



File: PM1C\_Rev\_1\_Signal\_Definition.kicad\_sch

Block Diagram & FESCAN Timing




File: PM1C\_Rev\_1\_FESCAN\_Timing.kicad\_sch

Test Interface



File: PM1C\_Rev\_1\_Test\_Interface.kicad\_sch



# Power Module (PM)

## Note 1, KiCAD translation of Altium Power Module Design

Initial KiCAD version of PM1C Rev 0 is equivalent to Altium version of PM1B Rev 4

## Note 2, Rev 1

Update to match Module Connector

Schematic table of contents.

Pg1	TOC, Revision History
Pg2	Concept 1
Pg3	Concept 2
Pg4	Test Header
Pg5	Layout Rules
Pg6	Header
Pg7	Digital Therm
Pg8	CPLD
Pg9	Network
Pg10	Radio
Pg11	NFLink 4V6
Pg12	3V3 n3V3 1V8
Pg13	NetPS
Pg14	Battery1
Pg15	Battery2
Pg16	Battery3
Pg17	UC
Pg18	Analog I2C

Sheet: /Table of Contents & Revision History/  
File: PM1C\_Rev\_1\_TOC.kicad\_sch

**Title:**

Size: B








Date:

Rev: -




KiCad E.D.A. 8.0.2

Id: 1/20

## ANALOG SIGNALS

-  reversing polarity variable amplitude analog signal
-  fixed polarity variable amplitude analog signal
-  fixed polarity constant amplitude analog signal
-  current regulated passive recovery stimulus pulse
-  biopotential signal
-  radiofrequency link
-  near field link

## DIGITAL SIGNALS

-  high level true
-  low level true
-  pulse width modulated

## MIXED SIGNALS


FESCAN bus power and data signal

## ANALOG CURRENT FLOW or DIGITAL SIGNAL DIRECTION

-  bidirectional
-  unidirectional
-  unidirectional

## COMPONENT LABELLING

### PART TEMPLATE



## MODULE SYSTEMS

### MODULE SYSTEM GROUPING

- 
- x,-1x non-tissue interfaces
- 2x power conditioning
- 3x internal energy systems
- 4x processing
- 6x tissue interfaces

### MODULE SYSTEMS LIST

- 
- 1 MODULE HEADER SYSTEM
- 2 ENCLOSURE THERMISTOR SYSTEM
- 3 TEST HEADER SYSTEM
- 11 CPLD SYSTEM
- 12 NETWORK DRIVE SYSTEM
- 13 NETWORK CURRENT SENSE SYSTEM
- 14 RADIO SYSTEM

- 21 NEAR FIELD LINK SYSTEM
- 22 4V6 POWER SUPPLY SYSTEM
- 23 MODULE CURRENT SENSE SYSTEM
- 24 3V3 POWER SUPPLY SYSTEM
- 25 N3V3 POWER SUPPLY SYSTEM
- 26 1V8 POWER SUPPLY SYSTEM
- 27 NETWORK POWER SUPPLY SYSTEM


- BATTERY CONDITIONING SYSTEMS
- 31 BATTERY 1 CONDITIONING SYSTEM
- 32 BATTERY 2 CONDITIONING SYSTEM
- 33 BATTERY 3 CONDITIONING SYSTEM

- 41 UCONTROLLER SYSTEM
- 42 DIGITAL PERIPHERAL SYSTEM
- 43 ANALOG PERIPHERAL SYSTEM
- 44 I2C MULTIPLEXING SYSTEM

## DESIGN NOTES

- 1) 3V3 and GND are global power objects and not shown for clarity
- 2) Unless otherwise specified, all resistors have 1% tolerance

## TYPICAL APPLICATION



## DESIGN RATINGS

	MIN	NOM	MAX	UNITS	DESCRIPTION
VSYS	2.6	4.6	5.5	V	MIN from LTC4411, Max from LM3670MF-1.8 and LTC3440
VBR	6.3	20	34	V	MIN & MAX from LT1933
VREC	6.3	20	34	V	MIN & MAX from LT1933
VNET	4.5		10	V	MIN from EL7156, MAX from LT3464
P0.7		3.3		V	P0.7 Set High to enable SPI master.
P0.20		3.3		V	P0.20 Set High to enable SPI master.
P1.20		3.3		V	P1.20 Set High to disable TRACE port.
P1.26		0		V	P1.26 has internal Pull-up.

DRT1	VSYS	2.6	4.6	5.5	V	Min from LTC4411,Max from LM3670MF-1.8 and LTC3440
DRT2	VBR	6.3	20	34	V	Min,Max from LT1933
DRT3	VREC	6.3	20	34	V	Min,Max from LT1933
DRT4	VNET	4.5		10	V	Min from EL7156,Max from LT3464 on PG4
DRT11	P0.7		3.3		V	P0.7 set high to enable SPI master.
DRT12	P0.20		3.3		V	P0.20 set high to enable SPI master.
DRT13	P1.20		3.3		V	P1.20 set high to disable TRACE port.
DRT14	P1.26		0		V	P1.26 has internal PUP.

Sheet: /Signal Nomenclature/  
File: PM1C\_Rev\_1\_Signal\_Definition.kicad\_sch

### Title:

Size: B


Date:

Rev: -


KiCad E.D.A. 8.0.2

Id: 1/20

### BLOCK DIAGRAM



### BLOCK DIAGRAM FOR A SINGLE BATTERY CONDITIONING SYSTEM



Sheet: /Block Diagram & FESCAN Timing/  
 File: PM1C\_Rev\_1\_FESCAN\_Timing.kicad\_sch

**Title:**

Size: B


Date:

Rev: -

KiCad E.D.A. 8.0.2


Id: 1/20

### TOP SIDE FEATURES



### MECHANICAL LEGEND

- through hole
- top & bottom test pad with via
- PCB trace
- flex PCB only
- rigid-flex PCB






### TEST HEADER PINOUT

36	RTCK_LPC
34	TDL_LPC
32	TDO_LPC
30	TMS_LPC
28	TCK_LPC
26	nTRST_LPC
24	nBOOT
22	nDRESET
20	nRESET
18	GND
16	RXD0
14	TXD0
12	TMS_CPLD
10	TDL_CPLD
8	TDO_CPLD
6	TCK_CPLD
4	GND
2	3V3

GND	35
VREC	33
1V8	31
n3V3	29
VNET	27
VSUPPLY	25
VSYS	23
SDATA	21
SCLOCK	19
GND	17
MISO1	15
MOSI1	13
SCK1	11
MISO0	9
MOSI0	7
SCK0	5
TXCAN	3
RXCAN	1

### NEAR FIELD COIL SIMULATION CONNECTION





### ASSEMBLY NOTES

CUT FLEX AS CLOSE AS POSSIBLE TO THIS FLAP BEFORE FINAL ASSY

FLAP IS ADHERED TO COIL DURING FINAL ASSY FOR MECHANICAL STABILITY

Frame Mounting Holes







USE SMT LANDING PADS TO SOLDER NEAR FIELD LINK BOARD

PM1x LANDING PADS ONLY

PM1x SOLDERED TO NF1x



LAYOUT RULES



CUTOUT PLANES AND DO NOT ROUTE UNDERNEATH HIGH CURRENT SWITCHING LOOPS

DESIGN RATINGS

	MIN	NOM	MAX	UNITS	DESCRIPTION
VSYS	2.6	4.6	5.5	V	MIN from LTC4411, Max from LM3670MF-1.8 and LTC3440
VBR	6.3	20	34	V	MIN & MAX from LT1933
VREC	6.3	20	34	V	MIN & MAX from LT1933
VNET	4.5		10	V	MIN from EL7156, MAX from LT3464
P0.7		3.3		V	P0.7 Set High to enable SPI master.
P1.20		3.3		V	P1.20 Set High to enable SPI master.
P1.26		0		V	P1.20 Set High to disable TRACE port. P1.26 has internal Pull-up.

Sheet: /Near-Field Link/  
File: PM1C\_Rev\_1\_Near\_Field.kicad\_sch

Title:





Size: B

Date:

Rev: -

KiCad E.D.A. 8.0.2

Id: 1/20



Net- VSUPPLY-  
Source- page 11 "Module Current Sense System"  
Circuit  
page 6 H1-25; TP25  
page 12 U19-1,3; U16-2,7,8  
page 13 U20-6

---


Net- 3V3 - +3.3Vdc Supply 600mA  
Source - page 11 U16-6; LTC3440EDD#PBF  
Circuit  
page 6 H1,TP2  
page 7 U1-5; U3-4,6; U4-7,8; U5-1,5  
page 8 R15-1; U7-9, 17, 29, 41  
page 9 U8-1, 8; U9-1,3,8; U10-1,8; U11-5; U12-5; U13-1  
page 10 L1-1  
page 12 U18-2,5  
page 13 U21-1  
page 14 R54-1  
page 15 R71-1  
page 16 R86-1  
page 17 U46-7,23,48,51,63; U47-4  
R106-R10 pin 1; R112-R115 pin 1  
page 18 U48-8; R119-1; R120-1  
U49-8; R123-1; R124-1  
U50-8; R127-1; R128-1

---


Net- n3V3 (-3.3Vdc) Supply 50mA  
Source - page 11 U18-1; NCP1729SN35T1  
Circuit  
page 6 H1-29; TP29  
page 9 U8-5; U9-5; U10-5

---

Net- 1V8 1.8Vdc Supply 350mA  
Source- page 11 U19-5  
Circuit  
page 6 H1-31; TP31  
page 17 U46-17,49,63; R102-1



27 NETWORK POWER SUPPLY SYSTEM



Sheet: /Network Power/  
File: PM1C\_Rev\_1\_Network\_Power.kicad\_sch

**Title:**

Size: B


Date:

Rev: -


KiCad E.D.A. 8.0.2

Id: 1/20

-41 Microcontroller System



Sheet: /Microcontroller/  
File: PM1C\_Rev\_1\_Microcontroller.kicad\_sch  
**Title:**  
Size: B Date: Rev: -  
KiCad E.D.A. 8.0.2 Id: 1/20



**CPLD NOTES**


- 1) Program U7 with PM20 code.
- 2) Power rail noise on oscillator causes output jitter. LPF Fc of 34 Hz determined empirically from PM1A.  $F_c = 1/(2*\pi*R*C)$
- 3) Either TXCAN (from CPU) or TXCANX (from optional CAN transceiver) should be used.

**CAN BIT DECODING**


Logic 1 = RECESSIVE  
Logic 0 = DOMINANT

**FESCAN BIT DECODING**

**RECESSIVE**



**DOMINANT**




NOTES:  
 1) Width of (BUS A - BUS B) voltage pulse determines remote module receive bit (0 or 1)  
 2) Current on bus at 2000ns indicates remote module transmit bit  
 3) Ref PRJ-NNPS-SYS-REP-04  
 4) Bold traces carry up to 500mA, 15nS edges

### CURRENT SENSE NOTES

- 1) 20 ohm load during network current sense interval empirically determined to provide best compromise between signal amplitude and noise immunity when sensing 1mA talkback current amplitude
- 2) Resistor divider set to provide a 15mV reference level for comparator


### -13 NETWORK CURRENT SENSE SYSTEM



### PIN DRIVER NOTES

OE	IN	OUT
0	x	High Z
1	0	VH
1	1	VL

### -12 NETWORK DRIVE SYSTEM



Sheet: /Network Drive & Network Current Sense/  
 File: PM1C\_Rev\_1\_Network\_Drive.kicad\_sch

#### Title:

Size: B


Date:

Rev: -

KiCad E.D.A. 8.0.2

Id: 1/20

14 RADIO SYSTEM




**ANTENNA IMPEDANCE MATCHING NOTES**


- 1) Impedance matching network should be kept as compact as possible.
- 2) Antenna is metal whip approximately 4.25cm long
- 3) CC1101 wants to see a differential impedance at 403MHz of 116 +j41 ohms (corresponds to 16.1nH of reactance with 116 ohms of real resistance).

**RADIO NOTES**

- 1) USE SOLID GROUND PLANE IN LAYOUT
- 2) Ref section 29 "PCB Layout Recommendations" in Texas Instruments CC1101 datasheet SWRS061C p. 54.
- 3) Series ferrites on digital lines intended to reduce RF noise coupling back to processor.


Sheet: /MED Radio/ File: PM1C_Rev_1_MED_Radio.kicad_sch		
<b>Title:</b>		
Size: B	Date:	Rev: -
KiCad E.D.A. 8.0.2		Id: 1/20






□ -32 BATTERY 2 CONDITIONING SYSTEM

Sheet: /Battery 2 Conditioning/ File: PM1C_Rev_1_Battery_2.kicad_sch		
<b>Title:</b>		
Size: B	Date:	Rev: -
KiCad E.D.A. 8.0.2		Id: 1/20



  -33 BATTERY 3 CONDITIONING SYSTEM

-44 I2C MULTIPLEXING SYSTEM




**I2C INTERFACING NOTES**

\* Pull up I2C line when main I2C pullup not connected.  
 \* Disconnect both clock and data lines when removing a device from the I2C bus.

**RATIONALE:**  
 Both clock and data lines must be pulled up to indicate an inactive bus (per attached figure).

**SOURCE:** PHILIPS SEMICONDUCTOR, THE I2C-BUS SPECIFICATION VERSION 2.1, JANUARY 2000



Sheet: /I2C Multiplexing/  
 File: PM1C\_Rev\_1\_I2C\_Multiplexing.kicad\_sch

**Title:**


Size: B

Date:

Rev: -

KiCad E.D.A. 8.0.2

Id: 1/20



Sheet: /Analog Voltage Monitoring/  
 File: PM1C\_Rev\_1\_Analog\_Monitoring.kicad\_sch

**Title:**

Size: B

Date:

Rev: -




KiCad E.D.A. 8.0.2

Id: 1/20

## VOLTAGE REFERENCE NOTES

Voltage reference output capacitance needs to be at least 100pF for stability but small enough to allow pulse powering from a microprocessor digital output pin.

The 5µA maximum supply current varies only 0.1µA/V with the supply voltage. When the supply voltage is below the minimum-specified input voltage (as during turn-on), the devices can draw up to 20µA beyond the nominal supply current. The input voltage source must be capable of providing this current to ensure reliable turn-on.



Sheet: /Thermister & Digital Peripheral System/  
File: PM1C\_Rev\_1\_Thermister\_and\_Accelerometer.kicad\_sch

**Title:**


Size: B

Date:

Rev: -

KiCad E.D.A. 8.0.2

Id: 1/20



Sheet: /Module Connector/  
 File: PM1C\_Rev\_1\_Module\_Connector.kicad\_sch

**Title:**


Size: B

Date:


Rev: -

KiCad E.D.A. 8.0.2

Id: 1/20



LR2: Stagger traces on different layers running to the cut-away header. Do not place adjacent-layer copper traces



Sheet: /Test Points/		
File: PM1C_Rev_1_Test_Connector.kicad_sch		
<b>Title:</b>		
Size: B	Date:	Rev: -
KiCad E.D.A. 8.0.2		Id: 1/20